IDR MNIT
→
M. Tech. Dissertation of MNIT Jaipur
→
Electronics & Communication Engineering
→
Simulation and Performance Investigation of Double Gate Junctionless Transistor for Ultra-Low Power…

Simulation and Performance Investigation of Double Gate Junctionless Transistor for Ultra-Low Power…

Browse by

Recent Submissions

Simulation and Performance Investigation of Double Gate Junctionless Transistor for Ultra-Low Power…

Sharma, Shashank (MNIT Jaipur, 2019-08-01)

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Discover

Author
- Sharma, Shashank (1)
Date Issued
- 2019 (1)
Has File(s)
- Yes (1)

RSS Feeds