Malaviya National Institute of Technology Jaipur
Institutional Digital Repository
Reliability-aware Analysis And Design Of Network-on-chip…
JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.author | Sharma, Ashish | |
| dc.date.accessioned | 2021-01-28T10:40:42Z | |
| dc.date.available | 2021-01-28T10:40:42Z | |
| dc.date.issued | 2019-08-01 | |
| dc.identifier.govdoc | 2013RCP9515 | |
| dc.identifier.uri | http://hdl.handle.net/123456789/945 | |
| dc.language.iso | en | en_US |
| dc.publisher | MNIT,Jaipur | en_US |
| dc.title | Reliability-aware Analysis And Design Of Network-on-chip… | en_US |
| dc.type | Thesis | en_US |
| dc.contributor.guide | Gaur, Prof. Manoj Singh | |
| dc.contributor.guide | Bhargava, Prof. Lava |
Files in this item
This item appears in the following Collection(s)
-
Reliability-aware Analysis And Design Of Network-on-chip… [1]
Reliability-aware Analysis And Design Of Network-on-chip…