

**A**

**DISSERTATION REPORT**

On

**Parameter evaluation and Simulation of Junctionless Double Gate MOSFET using Si, Ge and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  Substrate with different Dielectric materials at 65nm, 45nm, 22nm and 16nm Technology Using Silvaco Atlas**

Submitted in  
partial fulfilment for the degree of  
Master of Technology in VLSI Design



Submitted To:

Dr. Tarun Varma

Associate Professor

Submitted By:

Kinnal Mehta

2015PEV5279

Department of Electronics and Communication Engineering

**MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY,**

**JAIPUR 302017**



**Department of Electronics and Communication Engineering  
Malaviya National Institute of Technology, Jaipur**

---

**Certificate**

This is to certify that this Dissertation report entitled “**Parameter Evaluation and Simulation of Double Gate Junctionless MOSFET using Si, Ge and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  Substrate with different Dielectric materials at 65nm, 45nm, 22nm, 16nm Technology Using Silvaco Atlas**” by **Kinnal Mehta (2015PEV5279)**, is the work completed under my supervision and guidance, hence approved for submission in partial fulfilment for the award of degree of Master Of Technology in **VLSI DESIGN** to the Department of Electronics and Communication Engineering, Malaviya National Institute of Technology, Jaipur for part time post graduation program of 2015-2018. The work is free from plagiarism, and does not reproduce contents substantially from other written resources.

Place: Jaipur

Date:

(Dr. Tarun Varma)

Associate Professor, Deptt. of E.C.E.

MNIT, Jaipur

## **Declaration**

I, hereby declare that the work which is being presented in this project entitled "Parameter Evaluation and Simulation of Double Gate Junctionless MOSFET using Si, Ge and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  Substrate with different Dielectric materials at 65nm, 45nm, 22nm, 16nm Technology Using Silvaco Atlas" in partial fulfilment of degree of Master of Technology in VLSI DESIGN is an authentic record of my own work carried out under the supervision and guidance of Dr. Tarun Varma, associate professor in Department of Electronics and Communication, Malaviya National Institute of Technology, Jaipur. I am fully responsible for the matter embodied in this project in case of any discrepancy found in the project and the project has not been submitted for the award of any other degree. I also confirm that I have consulted the published work of others, the source is clearly attributed and I have acknowledged all main sources of help.

Date:

Kinnal Mehta  
(2015PEV5279)

## Acknowledgement

I am grateful to my supervisor Associate Prof. **Dr. Tarun Varma** for his constant guidance and encouragement and support to carry out this work. His excellent cooperation and suggestion provided me with an impetus to work and made the completion of work possible. He has been great source of inspiration to me, all through. I am very grateful to him for guiding me how to conduct research and how to clearly & effectively present the work done.

I would like to express my deepest sense of gratitude and humble regards to Dr. D. Boolchandani, Professor and Head, Department of ECE for providing necessary facility in the Department. I am also thankful to Dr. Chitrakant Sahu, Assistant Professor for necessary guidance. I am also thankful to all other faculty members of ECE, MNIT for their valuable assistance and advice. I would also like to thanks to lab staffs, Ph.D. students and my friends for their support in discussions which proved valuable for me. I am indebted to my parents and family for their constant support, love, encouragement and sacrifices made by them so that I could grow up in a learning environment. Finally, I express my sincere thanks to all those who helped me directly or indirectly to successfully complete this work.

(KINNAL MEHTA)

## **Abstract**

The proposed work is simulation of symmetric Double Gate Junctionless MOSFET using Silvaco Atlas software version 5.10.0.R. I use three substrate Si, Ge,  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and for each substrate, I used three dielectric layers  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{HfO}_2$ , one by one. Goal of this system is to extract the Subthreshold Slope, DIBL,  $I_{\text{on}}/I_{\text{off}}$  ratio at different Gate length 65 nm, 45 nm, 22 nm and 16 nm for symmetric Double Gate Junctionless MOSFET. Simulation is done by Silvaco Atlas software and extracted data is compared to know which dielectric layer is give best results in terms of low Subthreshold slope, low Drain Induced Barrier Lowering and high  $I_{\text{on}}/I_{\text{off}}$  ratio and which substrate gives low DIBL.

Key terms- Double Gate Junctionless MOSFET, Comparison, SILVACO Atlas, 65nm, 45nm, 22nm, 16nm Gate Length.

# CONTENTS

1	Introduction.....	1
1.1	SOI MOSFET.....	1
1.2	Scaling.....	2
1.2.1	Subthreshold Leakage.....	3
1.2.2	Gate Leakage Current.....	3
1.3	Double Gate MOSFET.....	3
1.3.1	Advantages of DG MOSFET over Single Gate MOSFET.....	4
2	Literature Survey.....	5
2.1	DOUBLE GATE JUNCTIONLESS MOSFET using Si, Ge and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ .....	5
2.2	Literature Survey of Double Gate Junctionless MOSFET.....	6
3	Proposed Objectives and Methodology.....	7
3.1	Simulation Using Silvaco Atlas Software.....	7
3.2	Common methodology used in Simulation of Double Gate Junctionless MOSFET.....	8
3.3	Simulation of 65 nm Gate Length Double Gate Junctionless MOSFET.....	9
3.4	Simulation of 45 nm Gate Length Double Gate Junctionless MOSFET.....	27
3.5	Simulation of 22 nm Gate Length Double Gate Junctionless MOSFET.....	36
3.6	Simulation of 16 nm Gate Length Double Gate Junctionless MOSFET.....	45
4	CONCLUSION AND RESULTS.....	54
4.1	Comparison graph of Silicon (Si) DOUBLE GATE JUNCTIONLESS MOSFET.....	54
4.2	Comparison graph of GERMANIUM (Ge) DOUBLE GATE JUNCTIONLESS MOSFET.....	56

4.3	Comparison graph of $\text{In}_{0.53}\text{Ga}_{0.43}\text{As}$ DOUBLE GATE JUNCTIONLESS MOSFET.....	58
4.4	DIBL versus Gate Length curve for different substrate with $\text{SiO}_2$ , $\text{Si}_3\text{N}_4$ , $\text{HfO}_2$ dielectric material.....	60
5	References	64

## LIST OF FIGURES

1.1	SOI MOSFET SCHEMATICS	2
1.2	Double Gate MOSFET	4
2.1	Double Gate Junctionless MOSFET	5
3.1	Flow graph of Silvaco	7
3.2	Si and SiO <sub>2</sub> at 65 nm Gate Length	9
3.3	Gate Voltage and Drain Current in Linear Scale when V <sub>ds</sub> =0.05 Volt	10
3.4	Gate Voltage and Drain Current in Log Scale when V <sub>ds</sub> =0.05 Volt	10
3.5	Gate Voltage and Drain Current in Log Scale when V <sub>ds</sub> =1 Volt	11
3.6	Si and Si <sub>3</sub> N <sub>4</sub> at 65 nm Gate Length	12
3.7	Gate Voltage and Drain Current in Linear Scale when V <sub>ds</sub> =0.05 Volt	13
3.8	Gate Voltage and Drain Current in Log Scale when V <sub>ds</sub> =0.05 Volt	13
3.9	Gate Voltage and Drain Current in Log Scale when V <sub>ds</sub> =1 Volt	14
3.10	Si and HfO <sub>2</sub> at 65 nm Gate Length	15
3.11	Gate Voltage and Drain Current in Linear Scale when V <sub>ds</sub> =0.05 Volt	16
3.12	Gate Voltage and Drain Current in Log Scale when V <sub>ds</sub> =0.05 Volt	16
3.13	Gate Voltage and Drain Current in Log Scale when V <sub>ds</sub> =1 Volt	17
3.14	Ge and SiO <sub>2</sub> at 65 nm Gate Length	19
3.15	Ge and Si <sub>3</sub> N <sub>4</sub> at 65 nm Gate Length	20
3.16	Ge and HfO <sub>2</sub> at 65 nm Gate Length	21
3.17	In <sub>0.53</sub> Ga <sub>0.47</sub> As and SiO <sub>2</sub> at 65 nm Gate Length	23
3.18	In <sub>0.53</sub> Ga <sub>0.47</sub> As substrate and Si <sub>3</sub> N <sub>4</sub> at 65 nm	24
3.19	In <sub>0.53</sub> Ga <sub>0.47</sub> As substrate and HfO <sub>2</sub> at 65 nm	25
3.20	Si and SiO <sub>2</sub> at 45 nm	27
3.21	Si and Si <sub>3</sub> N <sub>4</sub> at 45 nm	28
3.22	Si and HfO <sub>2</sub> at 45 nm	28
3.23	Ge with SiO <sub>2</sub> at 45 nm	30
3.24	Ge with Si <sub>3</sub> N <sub>4</sub> at 45 nm	31
3.25	Ge with HfO <sub>2</sub> at 45 nm	31
3.26	In <sub>0.53</sub> Ga <sub>0.47</sub> As with SiO <sub>2</sub> at 45 nm	33
3.27	In <sub>0.53</sub> Ga <sub>0.47</sub> As with Si <sub>3</sub> N <sub>4</sub> at 45 nm	34
3.28	In <sub>0.53</sub> Ga <sub>0.47</sub> As with HfO <sub>2</sub> at 45 nm	34
3.29	Si and SiO <sub>2</sub> at 22 nm	36
3.30	Si and Si <sub>3</sub> N <sub>4</sub> at 22 nm	37
3.31	Si and HfO <sub>2</sub> at 22 nm	37
3.32	Ge with SiO <sub>2</sub> structure at 22 nm	39
3.33	Ge with Si <sub>3</sub> N <sub>4</sub> structure at 22 nm	40
3.34	Ge with HfO <sub>2</sub> structure at 22 nm	40



3.35	In <sub>0.53</sub> Ga <sub>0.47</sub> As with SiO <sub>2</sub> structure at 22 nm	42
3.36	In <sub>0.53</sub> Ga <sub>0.47</sub> As with Si <sub>3</sub> N <sub>4</sub> structure at 22 nm	43
3.37	In <sub>0.53</sub> Ga <sub>0.47</sub> As with HfO <sub>2</sub> structure at 22 nm	43
3.38	Si and SiO <sub>2</sub> at 16 nm	45
3.39	Si and Si <sub>3</sub> N <sub>4</sub> at 16 nm	46
3.40	Si and HfO <sub>2</sub> at 16 nm	46
3.41	Ge with SiO <sub>2</sub> at 16 nm	48
3.42	Ge with Si <sub>3</sub> N <sub>4</sub> at 16 nm	49
3.43	Ge with HfO <sub>2</sub> at 16 nm	49
3.44	In <sub>0.53</sub> Ga <sub>0.47</sub> As with SiO <sub>2</sub> at 16 nm	51
3.45	In <sub>0.53</sub> Ga <sub>0.47</sub> As with Si <sub>3</sub> N <sub>4</sub> at 16 nm	52
3.46	In <sub>0.53</sub> Ga <sub>0.47</sub> As with HfO <sub>2</sub> at 16 nm	52
4.1	Gate Length versus Subthreshold Slope when Substrate is Si	54
4.2	Gate Length Versus DIBL when Substrate is Si	54
4.3	Gate Length Versus I <sub>on</sub> /I <sub>off</sub> when Substrate is Si	55
4.4	Gate Length versus Subthreshold Slope when Substrate is Ge	56
4.5	Gate Length Versus DIBL when Substrate is Ge	56
4.6	Gate Length Versus I <sub>on</sub> /I <sub>off</sub> when Substrate is Ge	57
4.7	Gate Length versus Subthreshold Slope when Substrate is In <sub>0.53</sub> Ga <sub>0.47</sub> As	58
4.8	Gate Length versus DIBL when Substrate is In <sub>0.53</sub> Ga <sub>0.47</sub> As	58
4.9	Gate Length versus I <sub>ON</sub> /I <sub>OFF</sub> Ratio when Substrate is In <sub>0.53</sub> Ga <sub>0.47</sub> As)	59
4.10	Gate Length and DIBL when dielectric layer is SiO <sub>2</sub>	60
4.11	Gate Length and DIBL when dielectric layer is Si <sub>3</sub> N <sub>4</sub>	61
4.12	Gate Length and DIBL when dielectric layer is HfO <sub>2</sub>	62

## LIST OF TABLES

3.1	Comparison <b>Si Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 65 nm .....	18
3.2	Comparison <b>Ge Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 65 nm .....	22
3.3	Comparison <b>In<sub>0.53</sub>Ga<sub>0.47</sub>As Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 65 nm .....	26
3.4	Comparison <b>Si Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 45 nm .....	29
3.5	Comparison <b>Ge Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 45 nm.....	32
3.6	Comparison <b>In<sub>0.53</sub>Ga<sub>0.47</sub>As Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 45 nm.....	35
3.7	Comparison <b>Si Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 22 nm .....	38
3.8	Comparison <b>Ge Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 22 nm.....	41
3.9	Comparison <b>In<sub>0.53</sub>Ga<sub>0.47</sub>As Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 22 nm.....	44
3.10	Comparison <b>Si Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 16 nm.....	47
3.11	Comparison <b>Ge Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 16 nm.....	50
3.12	Comparison <b>In<sub>0.53</sub>Ga<sub>0.47</sub>As Material</b> and SiO <sub>2</sub> , Si <sub>3</sub> N <sub>4</sub> and HfO <sub>2</sub> Dielectric at 16 nm .....	53

## ABBREVIATIONS

DIBL	Drain Induced Barrier Lowering
SOI	Silicon on Insulator
DGJLM	Double Gate Junction Less MOSFET
SCE	Short Channel Effect
Si	Silicon
Ge	Germanium
InGaAs	Indium Gallium Arsenide
BOX	Buried Oxide Layer

# 1. INTRODUCTION

Silicon technologies have advanced faster year to year. The main point about silicon technologies is how many times the silicon devices can be scaled down according to Moore's law and what is the effect of shortening the dimensions of devices. There is many problem arise in metal-oxide semiconductor field-effect transistor (MOSFET) that has gate dimension in the below submicron region. Due to decrease in the channel length, the short channel effects and leakage current become crucial issues that downgrade the device performance. To overcome the problem, new technologies such as Silicon On Insulator (SOI), Double Gate, Multi Gate MOSFET structure is developed. SOI means to putting a thin layer of silicon on top of an insulator, commonly silicon dioxide ( $\text{SiO}_2$ ) known as buried oxide layer.

## 1.1 SOI MOSFET:

The structures of SOI devices are similar to bulk CMOS but an insulation layer is inserted below the device on the silicon substrate. This dielectric layer offers lower coupling capacitance from the conducting channel to the substrate in comparison to a bulk CMOS, and the fabrication process used is identical with the bulk CMOS process. A buried oxide dielectric layer reduce current leakage from the drain/source junction to substrate.

SOI MOSFET are two types: Partially and fully depleted SOI MOSFETs. Each have their different characteristics in terms of process, performance and uses. A fully depleted SOI MOSFET has a narrow top silicon layer, so the channel is totally depleted of the majority carriers under strong inversion. Due to less width of Si layer, gate control is increased. The benefit of FD SOI MOSFET is reduce the leakage current. For Partially Depleted SOI device, Si thickness is greater than the depletion width of source/drain, so the depletion layer can't cover full Si width. There is a rapid progress in integrated circuit technology, due to this, scaling (reduce the dimensions) is prime issue. A new structure Double Gate MOSFET has developed, by which it is possible to more scaling of MOSFET,

Present CMOS technology, conventional MOSFET will be crucial to scale down, even if we use high-k gate insulators. The new structure such as Multi Gate MOSFET, FinFET is developed from past few years.




Fig. 1.1 SOI MOSFET Structure

## 1.2 Scaling:

Manufacturing of MOSFET in submicron range is very difficult, and it is limiting factor of IC industry in terms of technology. Scaling of MOSFET in sub micron region has following problems:

- Subthreshold leakage current
- Interconnect capacitance
- Gate oxide leakage
- DIBL and Process variations

### 1.2.1 Subthreshold Leakage:

Due to switching capability, MOSFET is widely used. When gate voltage is applied to certain voltage, current is flow from drain to source and transistor become ON. When gate voltage is less from certain voltage, no current is flow and transistor becomes OFF. The minimum gate voltage, which is required to turn on the MOSFET is called threshold voltage  $V_{th}$ . Commonly used equations for deriving the drain current were based on the well-known quadratic transfer curve of a MOS transistor.

The above statement was true, until channel length is long in micrometer range. But due to scaling of MOSFET, this is not true. As channel length becomes in sub micrometer range, some current is flow below the threshold voltage, this current is known as Subthreshold Leakage current.

Subthreshold leakage current gives limits for scaling of MOSFET, because this current is flow even if transistor is off. So it consumes static power. New structure must be developed to reduce this current. This region, when subthreshold leakage current is flow is known as weak inversion region. There is three regions defined for operation of MOS transistor: 1. Weak Inversion Region, 2. Moderate Inversion Region, 3. Strong Inversion Region. Two mechanisms is responsible to current flow in MOS transistor: drift and diffusion.

Subthreshold leakage current is flow in weak inversion region. In weak inversion region, current is flow due to diffusion of minority carrier due to variation in concentration gradient. In strong inversion region, current is flow due to drift mechanism.

In the weak-inversion, the drain current is proportional to exponential of gate to source voltage.

### **1.2.2 Gate Leakage Current:**

Due to advancement of IC technology, scaling of dimensions of MOSFET is used. These scaling not only reduce the channel length, it also reduce the oxide thickness under the Gate. The limit of reducing oxide thickness is 2 nm without degrade the performance. But, due to advancement in VLSI, oxide thickness is further reduced to 2 nm. In this situation, a new problem known as Gate tunnelling current is arise. It is flow even MOSFET is off. So it is necessary to reduce this static current in VLSI application. With the help of high gate dielectric oxide layer (high K) material such as  $\text{Si}_3\text{N}_4$ ,  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$ , gate leakage current become reduced.

### **1.3 Double Gate MOSFET**

To overcome the problem of short channel effects in single gate mosfet in nano scale, various multi gate structures like Double Gate, Trigate & Gate All Around structure has developed. The double gate (DG) MOSFETs are electro-statically better than the single gate (SG) MOSFET and permits for further gate length scaling. The double gate MOSFET has two gates, one is top of oxide layer (Front Gate) and one is bottom of Oxide layer (Back Gate). Due to two gates, gates are better control over the channel. This ensures that no part of the channel is far away from a gate electrode. The Double Gate MOSFET structure has reduce short-channel effects that allows more scaling upto 10 nm.




Fig. 1.2 Double Gate MOSFET

### 1.3.1 Advantages of DG MOSFET over Single Gate MOSFET:

There are following advantages of Double Gate MOSFET: more scalability, increase current drive, lower short channel effects, superior transconductance over single gate MOSFET. Double Gate MOSFETs have replaced bulk MOSFETs, which suffer from severe second-order problems, i.e. short channel effects (SCE) that result in degrade performance. The short channel effects consists of Drain Induced Barrier Lowering (DIBL), reduction in Threshold Voltage and leakage current.

## 2. Literature Survey

### 2.1 DOUBLE GATE JUNCTIONLESS MOSFET using Si, Ge and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

Energy Band gap of Si is 1.1 eV, Ge is 0.67 eV and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is 0.74 eV.

Mobility of electron in Ge material is higher compared to Si material.

Mobility of electron in Si is  $1500 \text{ cm}^2/\text{V/s}$ , Ge is  $3900 \text{ cm}^2/\text{V/s}$  and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is  $12000 \text{ cm}^2/\text{V/s}$ .




Fig. 2.1 Double Gate Junctionless MOSFET

In increasing CMOS technology, it is very difficult for manufacturer to reduce short channel effects. In Double Gate MOSFET, doping fluctuation is occur at junction. To remove these problem steep doping is required at the junction in Double Gate MOSFET, which is very difficult.

A new structure is developed, which is known as Double Gate Junctionless MOSFET. In these, there is same doping is used between source, channel and drain, so there is no need to steep doping at source/drain junction.



For this reason, Double Gate Junctionless MOSFET is more advantages compared to inversion mode MOSFET. It has low DIBL, low subthreshold slope, high  $I_{on}/I_{off}$  ratio, easy to fabricate and less sensitive to doping fluctuations. These makes the JLDGM has good structure for CMOS technology.

## 2.2 Literature Survey of Double Gate Junctionless MOSFET:

1) Sumathi Jyothi Medisetty, Pradipta Dutta[1]: In this paper, author describe double gate Junctionless MOSFET with Si and InGaAs(compound material). When Si is used as substrate than  $SiO_2$  dielectric layer is used and when InGaAs is used as a substrate than  $Al_2O_3$  is used. By the comparison between these two DGJLM, it is observed that the  $In_{0.53}Ga_{0.47}As$  with  $Al_2O_3$  dielectric gives best results in terms of low subthreshold slope, high  $I_{on}/I_{off}$  ratio compared to Si DGJLM.

2.) Kumar P. Londhe, Y. V. Chavan[2]: In this paper, author describe that Ge substrate gives better than Si substrate. Because it give better SS, DIBL and high  $I_{on}/I_{off}$  ratio due to high mobility of Ge material. It has been also found that  $HfO_2$  is better gate oxide layer compared to  $SiO_2$  and  $Si_3N_4$ .

3.)Dipankar Ghosh et al.[5]: In this paper, author shows that junctionless transistor exhibit enhanced performance matrices in comparison to abrupt source/drain devices.

4.)Prerna[6]: In this paper, author describe that N-channel MOSFET structure with 80 nm gate length was designed and simulated to study the effect of high-k dielectric ( $TiO_2$ ), drain voltage and oxide thickness on the device performance. Performance of the two structures- NMOS using  $TiO_2$  with Polysilicon gate & NMOS using  $SiO_2$  with Polysilicon gate were compared. By introduce high dielectric layer ( $TiO_2$ ) subthreshold slope, DIBL is reduced and drain current is increased.

5.)Ratul Kumar Baruah, Roy P. Paily[13]: In this paper, author observed that Double gate junctionless MOSFET is superior performance compared to inversion mode Double Gate MOSFET. DGJLT gives better Subthreshold slope, DIBL,  $I_{on}/I_{off}$  ratio.

6.) Chitrakant Sahu, Jawar Singh[10]: In this paper, author comparison between double gate junctionless transistor and double gate inversion mode transistor at gate length 18 nm. Comparison is done by keeping constant threshold voltage for both devices. Junctionless device gives lower DIBL, steep subthreshold slope and lower leakage current.

### 3. Proposed Objectives and Methodology

#### 3.1 Simulation Using Silvaco Atlas Software

##### Inputs and Outputs in Silvaco ATLAS-

Two types of input file:

- i. A text file that contains Atlas commands.
- ii. A structure file that defines the structure to be simulated.

It produces three types of output files:

- i. The runtime output that gives error and warning messages as the simulation proceeds, after the input is loaded.
- ii. The log file that stores voltage and currents.
- iii. The structure file that stores 2D and 3D data relating to the values of solution variables.




Fig. 3.1 Flow graph of Silvaco

The above flow chart shows the flow of data during the entire simulation. The Deckbuild in ATLAS has two windows. Program is written in upper window and runtime output is generated in lower window. The output plot of V-I graph from log file and output plot of structure from structure file is generated by TONYPLOT tool.

### **3.2 Common methodology used in Simulation of Double Gate Junctionless MOSFET:**

Silvaco ATLAS version 5.10.0.R is used for simulation.

Performance Comparison and Simulation of symmetric Double Gate Junctionless MOSFET using Si, Ge and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  with different Gate Dielectric Layers

Gate Length= 65 nm, 45nm, 22 nm, 16 nm

Oxide Thickness= 1nm

Substrate Thickness=10nm

Threshold voltage is kept constant (0.5 Volt) by adjust Gate work function

Doping = $2e19$  for source, channel and drain

Drain Voltage: 0.05 Volt, 1 Volt

Gate Voltage: 0 Volt to 1 Volt

Contact Resistance of Source and Drain= $80E-6$

**For all measurements:**

**Threshold voltage is measured at  $V_{ds}=0.05$  Volt.**

**Subthreshold slope is measured at  $V_{ds}=0.05$  Volt**

**$I_{on}$  is measured at  $V_{ds}=1$  Volt and  $V_{gs}=1$  Volt.**

**$I_{off}$  is measured at  $V_{ds}=1$  Volt and  $V_{gs}= 0$  Volt.**

I have used SRH recombination model, CVT model, concentration and temperature dependent model (Analytic), Parallel electric field dependence model (FLDMOB), Reduced carrier concentration in heavily doped region model (FERMI) in simulation.

Newton method is included in simulation with maximum iteration limit is equal to 25.

### 3.3 Simulation of 65 nm Gate Length Double Gate Junctionless MOSFET

Si substrate and SiO<sub>2</sub> dielectric layer




Fig. 3.2 Si and SiO<sub>2</sub> at 65 nm Gate Length

This structure shows double gate junction less MOSFET, in which Si is used as substrate and SiO<sub>2</sub> as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig. 3.3 Gate Voltage and drain Current in Linear Scale when  $V_{ds}=0.05$  Volt

This curve shows that at threshold voltage is set to 0.5 Volt by change the gate work function at  $V_{ds}=50\text{mV}$ . Below gate voltage=0.5 volt, MOSFET is off, after it MOSFET is ON.




Fig. 3.4 Gate Voltage and drain Current in Log Scale when  $V_{ds}=0.05$  Volt

This curve shows that below Threshold voltage = 0.5 Volt, some current is flow. This current is known as Subthreshold leakage current. Subthreshold Slope is obtained by simulation is 60.12 mV/dec.




Fig. 3.5 Gate Voltage and drain Current in Log Scale when  $V_{ds}=1$  Volt

To obtain  $I_{on}/I_{off}$  ratio,  $V_{ds}$  is keep equal to 1 volt and  $V_{gs}$  is varied from 0 to 1 Volt. From the curve, it is measured as  $10^{10}$ .

## Si substrate and Si<sub>3</sub>N<sub>4</sub> dielectric layer




Fig. 3.6 Si and Si<sub>3</sub>N<sub>4</sub> at 65 nm Gate Length

This structure shows double gate junction less MOSFET, in which Si is used as substrate and Si<sub>3</sub>N<sub>4</sub> as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig. 3.7 Gate Voltage and drain Current in Linear Scale when  $V_{ds}=0.05$  Volt

This curve shows that at threshold voltage is set to 0.5 Volt by change the gate work function at  $V_{ds}=50mV$ . Below gate voltage=0.5 volt, MOSFET is off, after it MOSFET is ON.




Fig. 3.8 Gate Voltage and drain Current in Log Scale when  $V_{ds}=0.05$  Volt

This curve shows that below Threshold voltage 0.5 Volt, some current is flow. This current is known as Subthreshold leakage current. Subthreshold Slope is obtained by simulation is 59.80 mV/dec.






Fig. 3.9 Gate Voltage and drain Current in Log Scale when  $V_{ds}=1$  Volt

To obtain  $I_{on}/I_{off}$  ratio,  $V_{ds}$  is keep equal to 1 volt and gate voltage  $V_{gs}$  is varied from 0 to 1 Volt. From the curve, it is measured as  $10^{11}$ .

## Si substrate and HfO<sub>2</sub> dielectric layer




Fig. 3.10 Si and HfO<sub>2</sub> at 65 nm Gate Length

This structure shows double gate junction less MOSFET, in which Si is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig. 3.11 Gate Voltage and drain Current in Linear Scale when  $V_{ds}=0.05$  Volt

This curve shows that at threshold voltage is set to 0.5 Volt by change the gate work function at  $V_{ds}=50mV$ . Below gate voltage=0.5 volt, MOSFET is off, after it MOSFET is ON.




Fig. 3.12 Gate Voltage and drain Current in Log Scale when  $V_{ds}=0.05$  Volt

This curve shows that below Threshold voltage 0.5 Volt, some current is flow. This current is known as Subthreshold leakage current. Subthreshold Slope is obtained by simulation is 59.91 mV/dec.




Fig. 3.13 Gate Voltage and drain Current in Log Scale when  $V_{ds}=1$  Volt

To obtain  $I_{on}/I_{off}$  ratio,  $V_{ds}$  is keep equal to 1 volt and gate voltage  $V_{gs}$  is varied from 0 to 1 Volt. From the curve, it is measured as  $10^{11}$ .

Table 3.1: Comparison of **Si Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 65 nm:

<b>Dielectric material</b>	<b>Threshold Voltage <math>V_{th}</math> in Volt</b>	<b>Subthreshold Swing Sub <math>V_{th}</math> in mV/dec</b>	<b>DIBL mV/V = <math>V_{th}</math>(when <math>V_{ds}=0.05</math> Volt) - <math>V_{th}</math>(when <math>V_{ds}=1</math> Volt)/0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	60.12	384.21	10 <sup>10</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	59.80	382.10	10 <sup>11</sup>
HfO <sub>2</sub> (K=22)	0.5	59.91	383.15	10 <sup>11</sup>

## Ge substrate and SiO<sub>2</sub> dielectric layer




Fig. 3.14 Ge and SiO<sub>2</sub> at 65 nm Gate Length

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and Silicon Dioxide (SiO<sub>2</sub>) used as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.

## Ge substrate and Si<sub>3</sub>N<sub>4</sub> dielectric layer




Fig. 3.15 Ge and Si<sub>3</sub>N<sub>4</sub> at 65 nm Gate Length

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>) used as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.

## Ge substrate and HfO<sub>2</sub> dielectric layer




Fig. 3.16 Ge and HfO<sub>2</sub> at 65 nm Gate Length

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.



Table 3.2: Comparison of **Ge Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 65 nm:

<b>Dielectric material</b>	<b>Threshold Voltage <math>V_{th}</math> in Volt</b>	<b>Subthreshold Swing Sub <math>V_{th}</math> in mV/dec</b>	<b>DIBL mV/V = <math>V_{th}</math>(when <math>V_{ds}=0.05</math> Volt)- <math>V_{th}</math>(when <math>V_{ds}=1</math> Volt)/ 0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	75.28	381.05	10 <sup>7</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	73.49	383.15	10 <sup>7</sup>
HfO <sub>2</sub> (K=22)	0.5	66.26	383.15	10 <sup>8</sup>

## $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ substrate and $\text{SiO}_2$ dielectric layer




Fig. 3.17  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{SiO}_2$  at 65 nm Gate Length

This structure shows double gate junctionless MOSFET, in which  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is used as substrate and Silicon Dioxide ( $\text{SiO}_2$ ) used as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  thickness is 10 nm is used.

## $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ substrate and $\text{Si}_3\text{N}_4$ dielectric layer




Fig. 3.18  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  substrate and  $\text{Si}_3\text{N}_4$  at 65 nm

This structure shows double gate junctionless MOSFET, in which  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is used as substrate and Silicon Nitride ( $\text{Si}_3\text{N}_4$ ) used as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  thickness is 10 nm is used.

### In<sub>0.53</sub>Ga<sub>0.47</sub>As substrate and HfO<sub>2</sub> dielectric layer




Fig. 3.19 In<sub>0.53</sub>Ga<sub>0.47</sub>As substrate and HfO<sub>2</sub> at 65 nm

This structure shows double gate junctionless MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 65 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.

Table 3.3: Comparison of In<sub>0.53</sub>Ga<sub>0.47</sub>As Material and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 65 nm:

<b>Dielectric material</b>	<b>Threshold Voltage V<sub>th</sub> in Volt</b>	<b>Subthreshold Swing Sub V<sub>th</sub> in mV/dec</b>	<b>DIBL mV/V = V<sub>th</sub>(when V<sub>ds</sub>=0.05 Volt)- V<sub>th</sub>(when V<sub>ds</sub>=1Volt)/0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	60.71	386.31	10 <sup>8</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	60.34	382.10	10 <sup>9</sup>
HfO <sub>2</sub> (K=22)	0.5	60.10	383.15	10 <sup>9</sup>

### 3.4 Simulation of 45 nm Gate Length Double Gate Junctionless MOSFET




Fig.3.20 Si and SiO<sub>2</sub> at 45 nm

This structure shows double gate junction less MOSFET, in which Si is used as substrate and SiO<sub>2</sub> as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig.3.21 Si and Si<sub>3</sub>N<sub>4</sub> at 45 nm

This structure shows double gate junctionless MOSFET, in which Si is used as substrate and Si<sub>3</sub>N<sub>4</sub> as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig. 3.22 Si and HfO<sub>2</sub> at 45 nm

This structure shows double gate junctionless MOSFET, in which Si is used as substrate and HfO<sub>2</sub> as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.

Table 3.4: Comparison **Si Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 45 nm

<b>Dielectric material</b>	<b>Threshold Voltage <math>V_{th}</math> in Volt</b>	<b>Subthreshold Swing Sub <math>V_{th}</math> in mV/dec</b>	<b>DIBL mV/V = <math>V_{th}</math>(when <math>V_{ds}=0.05</math> Volt)-<math>V_{th}</math>(when <math>V_{ds}=1</math> Volt) /0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	61.01	391.57	10 <sup>10</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	60.23	390.52	10 <sup>11</sup>
HfO <sub>2</sub> (K=22)	0.5	60.12	387.36	10 <sup>11</sup>






Fig. 3.23 Ge with SiO<sub>2</sub> at 45 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and SiO<sub>2</sub> as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.




Fig. 3.24 Ge with Si<sub>3</sub>N<sub>4</sub> at 45 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and Si<sub>3</sub>N<sub>4</sub> as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.




Fig. 3.25 Ge with HfO<sub>2</sub> at 45 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and Si<sub>3</sub>N<sub>4</sub> as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.

Table 3.5: Comparison of **Ge Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub>  
Dielectric at 45 nm

<b>Dielectric material</b>	<b>Threshold Voltage <math>V_{th}</math> in Volt</b>	<b>Subthreshold Swing Sub <math>V_{th}</math> in mV/dec</b>	<b>DIBL mV/V = <math>V_{th}</math>(when <math>V_{ds}=0.05</math> Volt)- <math>V_{th}</math>(when <math>V_{ds}=1</math> Volt) /0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	74.95	388.42	10 <sup>7</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	73.48	385.26	10 <sup>7</sup>
HfO <sub>2</sub> (K=22)	0.5	68.03	395.78	10 <sup>8</sup>




Fig. 3.26  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  with  $\text{SiO}_2$  at 45 nm

This structure shows double gate junctionless MOSFET, in which  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is used as substrate and Silicon Dioxide ( $\text{SiO}_2$ ) used as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  thickness is 10 nm is used.




Fig. 3.27 In<sub>0.53</sub>Ga<sub>0.47</sub>As with Si<sub>3</sub>N<sub>4</sub> at 45 nm

This structure shows double gate junction less MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>) used as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.




Fig. 3.28 In<sub>0.53</sub>Ga<sub>0.47</sub>As with HfO<sub>2</sub> at 45 nm

This structure shows double gate junction less MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 45 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.

Table 3.6: Comparison **In<sub>0.53</sub>Ga<sub>0.47</sub>As Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>and HfO<sub>2</sub> Dielectric at 45 nm

<b>Dielectric material</b>	<b>Threshold Voltage V<sub>th</sub> in Volt</b>	<b>Subthreshold Swing Sub V<sub>th</sub> in mV/dec</b>	<b>DIBL mV/V = V<sub>th</sub>(when V<sub>ds</sub>=0.05 Volt)- V<sub>th</sub>(when V<sub>ds</sub>=1 Volt)/0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	61.76	392.63	10 <sup>8</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	60.74	386.31	10 <sup>9</sup>
HfO <sub>2</sub> (K=22)	0.5	60.28	386.31	10 <sup>9</sup>

### 3.5 Similar work for Simulation of 22 nm Gate Length Double Gate Junctionless MOSFET:




Fig. 3.29 Si and SiO<sub>2</sub> at 22 nm

This structure shows double gate junction less MOSFET, in which Si is used as substrate and SiO<sub>2</sub> as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig. 3.30 Si and Si<sub>3</sub>N<sub>4</sub> at 22 nm

This structure shows double gate junction less MOSFET, in which Si is used as substrate and Si<sub>3</sub>N<sub>4</sub> as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig. 3.31 Si and HfO<sub>2</sub> at 22 nm

This structure shows double gate junction less MOSFET, in which Si is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.



Table 3.7: Comparison **Si Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 22 nm:

<b>Dielectric material</b>	<b>Threshold Voltage V<sub>th</sub> in Volt</b>	<b>Subthreshold Swing Sub V<sub>th</sub> in mV/dec</b>	<b>DIBL mV/V = V<sub>th</sub>(when V<sub>ds</sub>=0.05 Volt)- V<sub>th</sub>(when V<sub>ds</sub>=1 Volt)/0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	65.23	423.15	10 <sup>9</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	62.52	407.36	10 <sup>10</sup>
HfO <sub>2</sub> (K=22)	0.5	61.28	394.73	10 <sup>11</sup>




Fig. 3.32 Ge with SiO<sub>2</sub> structure at 22 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and SiO<sub>2</sub> as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.




Fig. 3.33 Ge with  $\text{Si}_3\text{N}_4$  structure at 22 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and  $\text{Si}_3\text{N}_4$  as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.




Fig. 3.34 Ge with  $\text{HfO}_2$  structure at 22 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and  $\text{HfO}_2$  as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.

Table 3.8: Comparison **Ge Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 22 nm:

<b>Dielectric material</b>	<b>Threshold Voltage V<sub>th</sub> in Volt</b>	<b>Subthreshold Swing Sub V<sub>th</sub> in mV/dec</b>	<b>DIBL mV/V = V<sub>th</sub>(when V<sub>ds</sub>=0.05 Volt)- V<sub>th</sub>(when V<sub>ds</sub>=1 Volt)/0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	83.64	412.63	10 <sup>6</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	76.92	400	10 <sup>7</sup>
HfO <sub>2</sub> (K=22)	0.5	67.52	386.31	10 <sup>8</sup>




Fig. 3.35  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  with  $\text{SiO}_2$  structure at 22 nm

This structure shows double gate junction less MOSFET, in which  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is used as substrate and  $\text{SiO}_2$  used as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  thickness is 10 nm is used.




Fig. 3.36 In<sub>0.53</sub>Ga<sub>0.47</sub>As with Si<sub>3</sub>N<sub>4</sub> structure at 22 nm

This structure shows double gate junction less MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>) used as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.




Fig. 3.37 In<sub>0.53</sub>Ga<sub>0.47</sub>As with HfO<sub>2</sub> structure at 22 nm

This structure shows double gate junction less MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 22 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.

Table 3.9: Comparison **In<sub>0.53</sub>Ga<sub>0.47</sub>As Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 22 nm:

<b>Dielectric material</b>	<b>Threshold Voltage V<sub>th</sub> in Volt</b>	<b>Subthreshold Swing Sub V<sub>th</sub> in mV/dec</b>	<b>DIBL mV/V = V<sub>th</sub>(when V<sub>ds</sub>=0.05 Volt)- V<sub>th</sub>(when V<sub>ds</sub>=1 Volt)/0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	67.04	418.94	10 <sup>8</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	63.73	403.15	10 <sup>8</sup>
HfO <sub>2</sub> (K=22)	0.5	61.68	394.73	10 <sup>9</sup>

### 3.6 Simulation of 16 nm Gate Length Double Gate Junctionless MOSFET




Fig.3.38 Si and SiO<sub>2</sub> at 16 nm

This structure shows double gate junction less MOSFET, in which Si is used as substrate and SiO<sub>2</sub> as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.






Fig.3.39 Si and Si<sub>3</sub>N<sub>4</sub> at 16 nm

This structure shows double gate junctionless MOSFET, in which Si is used as substrate and Si<sub>3</sub>N<sub>4</sub> as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.




Fig. 3.40 Si and HfO<sub>2</sub> at 16 nm

This structure shows double gate junction less MOSFET, in which Si is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and Si thickness is 10 nm is used.

Table 3.10 Comparison **Si Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 16 nm:

<b>Dielectric material</b>	<b>Threshold Voltage V<sub>th</sub> in Volt</b>	<b>Subthreshold Swing Sub V<sub>th</sub> in mV/dec</b>	<b>DIBL mV/V = V<sub>th</sub>(when V<sub>ds</sub>=0.05 Volt)- V<sub>th</sub>(when V<sub>ds</sub>=1Volt)/ 0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	69.03	440.52	10 <sup>8</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	65.22	414.73	10 <sup>9</sup>
HfO <sub>2</sub> (K=22)	0.5	62.96	402.10	10 <sup>10</sup>




Fig. 3.41 Ge with SiO<sub>2</sub> at 16 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and SiO<sub>2</sub> as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.




Fig. 3.42 Ge with  $\text{Si}_3\text{N}_4$  at 16 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and  $\text{Si}_3\text{N}_4$  as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.




Fig. 3.43 Ge with  $\text{HfO}_2$  at 16 nm

This structure shows double gate junction less MOSFET, in which Ge is used as substrate and  $\text{HfO}_2$  as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and Ge thickness is 10 nm is used.

Table 3.11: Comparison **Ge Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 16 nm:

<b>Dielectric material</b>	<b>Threshold Voltage V<sub>th</sub> in Volt</b>	<b>Subthreshold Swing Sub V<sub>th</sub> in mV/dec</b>	<b>DIBL mV/V = V<sub>th</sub>(when V<sub>ds</sub>=0.05 Volt)- V<sub>th</sub>(when V<sub>ds</sub>=1 Volt)/ 0.95</b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	114.82	436.84	10 <sup>6</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	89.41	411.57	10 <sup>7</sup>
HfO <sub>2</sub> (K=22)	0.5	68.60	396.84	10 <sup>8</sup>




Fig. 3.44 In<sub>0.53</sub>Ga<sub>0.47</sub>As with SiO<sub>2</sub> at 16 nm

This structure shows double gate junctionless MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Silicon dioxide (SiO<sub>2</sub>) used as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.




Fig. 3.45 In<sub>0.53</sub>Ga<sub>0.47</sub>As with Si<sub>3</sub>N<sub>4</sub> at 16 nm

This structure shows double gate junction less MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>) used as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.




Fig. 3.45 In<sub>0.53</sub>Ga<sub>0.47</sub>As with HfO<sub>2</sub> at 16 nm

This structure shows double gate junction less MOSFET, in which In<sub>0.53</sub>Ga<sub>0.47</sub>As is used as substrate and Hafnium Oxide (HfO<sub>2</sub>) used as gate oxide layer. Gate length is 16 nm. Oxide thickness is 1 nm and In<sub>0.53</sub>Ga<sub>0.47</sub>As thickness is 10 nm is used.

Table 3.12: Comparison **In<sub>0.53</sub>Ga<sub>0.47</sub>As Material** and SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> Dielectric at 16 nm:

<b>Dielectric material</b>	<b>Threshold Voltage <math>V_{th}</math> in Volt</b>	<b>Subthreshold Swing Sub <math>V_{th}</math> in mV/dec</b>	<b>DIBL mV/V = <math>V_{th}(\text{when } V_{ds}=0.05 \text{ Volt}) - V_{th}(\text{when } V_{ds}=1 \text{ Volt})/0.95</math></b>	<b>Ion/Ioff ratio</b>
SiO <sub>2</sub> (K=3.9)	0.5	83.35	450.52	10 <sup>6</sup>
Si <sub>3</sub> N <sub>4</sub> (K=7.4)	0.5	71.49	427.36	10 <sup>7</sup>
HfO <sub>2</sub> (K=22)	0.5	64.19	403.15	10 <sup>9</sup>



## 4. CONCLUSION AND RESULTS

### 4.1 Comparison Graph of SILICON (Si) DOUBLE GATE JUNCTIONLESS MOSFET




Fig. 4.1 Gate Length versus Subthreshold Slope when Substrate is Si




Fig 4.2 Gate Length Versus DIBL when Substrate is Si




Fig 4.3 Gate Length Versus  $I_{on}/I_{off}$  when Substrate is Si

From the comparison graph of SILICON(Si) Double Gate Junctionless MOSFET with different dielectric layers, it show that hafnium oxide ( $HfO_2$ ) dielectric layer gives low subthreshold slope, low DIBL and high  $I_{on}/I_{off}$  ratio.

## 4.2 Comparison Graph of GERMANIUM (Ge) DOUBLE GATE JUNCTIONLESS MOSFET




Fig. 4.4 Gate Length versus Subthreshold Slope when Substrate is Ge




Fig. 4.5 Gate Length Versus DIBL when Substrate is Ge




Fig. 4.6 Gate Length Versus  $I_{on}/I_{off}$  when Substrate is Ge

From the comparison graph of GERMANIUM (Ge) Double Gate Junctionless MOSFET with different dielectric layers, it show that hafnium oxide ( $HfO_2$ ) dielectric layer gives low subthreshold slope, low DIBL and high  $I_{on}/I_{off}$  ratio.

### 4.3 Comparison Graph of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ DOUBLE GATE JUNCTIONLESS MOSFET




Fig. 4.7 Gate Length versus Subthreshold Slope when Substrate is  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$




Fig. 4.8 Gate Length versus DIBL when Substrate is  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$




Fig. 4.9 Gate Length versus  $I_{ON}/I_{OFF}$  Ratio when Substrate is  $In_{0.53}Ga_{0.47}As$

From the comparison graph of  $In_{0.53}Ga_{0.47}As$  Double Gate Junctionless MOSFET with different dielectric layers, it show that hafnium oxide ( $HfO_2$ ) dielectric layer gives low subthreshold slope, low DIBL and high  $I_{on}/I_{off}$  ratio.

#### 4.4 DIBL versus Gate Length curve for different substrates with SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, HfO<sub>2</sub> dielectric material

DIBL versus Gate Length curve for different substrates with SiO<sub>2</sub> dielectric material




Fig. 4.10 Gate Length versus DIBL when dielectric layer is SiO<sub>2</sub>

DIBL versus Gate Length curve for different substrates with  $\text{Si}_3\text{N}_4$  dielectric material




Fig. 4.11 Gate Length and DIBL when dielectric layer is  $\text{Si}_3\text{N}_4$



DIBL versus Gate Length curve for different substrates with HfO<sub>2</sub> dielectric material




Fig. 4.12 Gate Length and DIBL when dielectric layer is HfO<sub>2</sub>

The comparison curves between different dielectric layers with Si, Ge,  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  shows that  $\text{HfO}_2$  dielectric layer gives low SS(subthreshold slope), low DIBL(Drain Induced Barrier Lowering) and high  $I_{\text{on}}/I_{\text{off}}$  ratio compared to  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  dielectric layer.

When Si, Ge,  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  material is used as substrate with different dielectric layers, then results shows that Ge gives low DIBL with all dielectric layers ( $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{HfO}_2$ ) in compared to Si and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  substrate. DIBL is reduced by using high K dielectric layer.

InGaAs substrate is combination of III-V group material such as InAs and GaAs. Results shows that  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  has nearby DIBL values as Si. So, it can be proposed for further research and development on this material so it would used as alternative of future CMOS Si device.

## References

- [1] Performance Analysis of Junctionless Double Gate MOSFET using Silicon and In<sub>0.53</sub>Ga<sub>0.47</sub>As by Sumathi Jyothi Medisetty, Pradipta Dutta, International Conference on Communication and Signal Processing, April 6-8, 2016, India.
- [2] Design of Double Gate Junctionless MOSFET using Germanium for Improvement of Performance Parameters by Kumar P. Londhe, Y. V. Chavan, 2016 International Conference on Automatic Control and Dynamic Optimization Techniques (ICACDOT) International Institute of Information Technology (I<sup>2</sup>IT), Pune.
- [3] Jeong M, Wong H S P, Nowak E, Kedzierski J and Jones E C “High performance double-gate device technology challenges and opportunities” Proc. Int. Symp. On Quality Electronic Design, 2002, pp.492–495.
- [4] ANALYTICAL MODELING AND SIMULATION OF WORKFUNCTION ENGINEERED GATE JUNCTIONLESS HIGH-K DIELECTRIC DOUBLE GATE MOSFET: A COMPARATIVE STUDY by Saheli Sarkhel, Navjeet Bagga and Subir Kumar Sarkar, Michael Faraday IET International Summit: MFIIS-2015, September 12 – 13, 2015, Kolkata, India.
- [5] Optimizing Nanoscale MOSFET architecture for Low Power analog and RF application by Dipankar Ghosh, Mukta SinghParihai, Abhinav kranti 2013, IEEE 5th International Nanoelectronics Conference (INEC).
- [6] Future MOSFET Devices using high-k (TiO<sub>2</sub>) dielectric by Prerna International Journal For Research In Applied Science And Engineering Technology (IJRASET), Vol. 1 Issue II, September2013, ISSN: 2321-9653.
- [7] Double-Gate Tunnel FET With High-Gate Dielectric by Kathy Boucart

and Adrian Mihai Ionescu, Member, IEEE, IEEE Transactions on Electron Devices, VOL 54, NO 7, July 2007.

[8]AC Analysis of Junctionless Double Surrounding Gate (JLDSG) MOSFET for Tera Hertz Applications by Sonam Rewaria, Vandana Nathb, Subhasis Haldarc, S.S.Deswald, R.S.Gupta in 2016 International Conference on Computational Techniques in Information and Communication Technologies (ICCTICT).

[9]Numerical Simulation of a Nanoscale DG N-MOSFET Using SILVACO Software by Ahlam Guen, Benyounes Bouazza in International Journal of Science and Advanced Technology (ISSN 2221-8386) Volume 2 No 6 June 2012.

[10]Device and Circuit Performance Analysis of Double Gate Junctionless Transistors at  $L_g=18\text{nm}$  by Chitrakant Sahu, Jawar Singh in The Journal of Engineering, February 2014, DOI: 10.1049/joe.2013.0269.

[11]A Model for Gate-Underlap-Dependent Short-Channel Effects in Junctionless MOSFET by Nivedita Jaiswal and Abhinav Kranti, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 65, NO. 3, MARCH 2018.

[12]Analysis of Short-Channel Effects in Junctionless DG MOSFETs by Qian Xie, Zheng Wang, and Yuan Taur, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 8, AUGUST 2017.

[13] Double-Gate Junctionless Transistor for Low Power Digital Applications by Ratul Kumar Baruah , Roy P. Paily in ICETACS 2013,978-1-4673-5250-5/13, year 2013 IEEE.

[14]Investigation of dielectric modulated Double Gate Junctionless MOSFET for detection of Biomolecules by Manoj Sexana, Rakhi Narang and Mridula Gupta in 2013 Annual IEEE India Conference (INDICON).

[15] Performance Analysis and Improvement of Nanoscale Double Gate Junctionless Transistor based Inverter using high-K Gate Dielectrics by Achinta Baidya, T.R. Lenka and S.Baishya in 978-1-4799-8641-5/15/\$31.00 ©2015 IEEE.

[16] Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Effect over Bulk MOSFET at 20nm by Ankita Wagadre, Shashank Mane in International Journal of Engineering Research and Applications ISSN : 2248-9622, Vol. 4, Issue 7( Version 1), July 2014, pp.30-34.

[17] SILVACO, ATLAS User's Manual.