IDR MNIT
→
Ph.D Theses of MNIT Jaipur
→
Electronics & Communication Engineering
→
On Efficient And Accurate Surrogate Models Of Leakage In CMOS Gated Circuits...

On Efficient And Accurate Surrogate Models Of Leakage In CMOS Gated Circuits...

Browse by

MNIT Jaipur

Recent Submissions

On Efficient And Accurate Surrogate Models Of Leakage In CMOS Gated Circuits...

Garg, Lokesh (MNIT Jaipur, 2016-05-01)

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Discover

Author
- Garg, Lokesh (1)
Date Issued
- 2016 (1)
Has File(s)
- Yes (1)

RSS Feeds