IDR MNIT
→
Ph.D Theses of MNIT Jaipur
→
Electronics & Communication Engineering
→
On Efficient And Accurate Surrogate Models Of Leakage In CMOS Gated Circuits...
→
Browsing On Efficient And Accurate Surrogate Models Of Leakage In CMOS Gated Circuits... by Author

Browsing On Efficient And Accurate Surrogate Models Of Leakage In CMOS Gated Circuits... by Author

Now showing items 1-2 of 2

Authors Name
Garg, Lokesh [1]
Professor, Dr. Vineet Sahula [1]

Now showing items 1-2 of 2

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account