1. Institutional Digital Repository of MNIT Jaipur
  2. M. Tech. Dissertation of MNIT Jaipur
  3. Electronics & Communication Engineering
  4. Simulation-Based Study of High Performance Double Gated Fd-Soi Transistor for Ph Sensing Applications…
Please use this identifier to cite or link to this item: http://idr.mnit.ac.in/jspui/handle/123456789/509
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKumar, Naveen-
dc.date.accessioned2020-03-11T01:26:17Z-
dc.date.available2020-03-11T01:26:17Z-
dc.date.issued2019-07-01-
dc.identifier.govdoc2017PEV5175-
dc.identifier.urihttp://hdl.handle.net/123456789/509-
dc.language.isoen_USen_US
dc.publisherMNIT Jaipuren_US
dc.titleSimulation-Based Study of High Performance Double Gated Fd-Soi Transistor for Ph Sensing Applications…en_US
dc.typeThesisen_US
dc.contributor.guidePeriasamy, Dr. C.-
Appears in Collections:Simulation-Based Study of High Performance Double Gated Fd-Soi Transistor for Ph Sensing Applications…

Files in This Item:
File Description SizeFormat 
2017PEV5175- Naveen Kumar.pdf2017PEV5175- Naveen Kumar2.68 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.