Please use this identifier to cite or link to this item: http://idr.mnit.ac.in/jspui/handle/123456789/945
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSharma, Ashish-
dc.date.accessioned2021-01-28T10:40:42Z-
dc.date.available2021-01-28T10:40:42Z-
dc.date.issued2019-08-01-
dc.identifier.govdoc2013RCP9515-
dc.identifier.urihttp://hdl.handle.net/123456789/945-
dc.language.isoenen_US
dc.publisherMNIT,Jaipuren_US
dc.titleReliability-aware Analysis And Design Of Network-on-chip…en_US
dc.typeThesisen_US
dc.contributor.guideGaur, Prof. Manoj Singh-
dc.contributor.guideBhargava, Prof. Lava-
Appears in Collections:Reliability-aware Analysis And Design Of Network-on-chip…

Files in This Item:
File Description SizeFormat 
2013RCP9515-Ashish Sharma.pdf2013RCP9515-Ashish Sharma11.38 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.