Please use this identifier to cite or link to this item: http://idr.mnit.ac.in/jspui/handle/123456789/656
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKhandelwal, Sapna-
dc.date.accessioned2020-12-22T05:11:55Z-
dc.date.available2020-12-22T05:11:55Z-
dc.date.issued2018-09-01-
dc.identifier.govdoc2012REC9045-
dc.identifier.urihttp://hdl.handle.net/123456789/656-
dc.language.isoenen_US
dc.publisherMNIT, Jaipuren_US
dc.titleNbti Aware Support Vector Machine Based Surrogate Model For Analog Circuits...en_US
dc.typeThesisen_US
dc.contributor.guideBoolchandani, Prof. Dharmendar-
Appears in Collections:Nbti Aware Support Vector Machine Based Surrogate Model For Analog Circuits...

Files in This Item:
File Description SizeFormat 
2012REC9045- Sapna Khandelwal.pdf2012REC9045- Sapna Khandelwal3.11 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.